Abstract-In this paper, we propose a Singular-ValueDecomposition-based variable-resolution Analog to Digital Converter (ADC) bit allocation design for a single-user Millimeter wave massive Multiple-Input Multiple-Output receiver. We derive the optimality condition for bit allocation under a power constraint. This condition ensures optimal receiver performance in the Mean Squared Error (MSE) sense. We derive the MSE expression and show that it approaches the Cramer-Rao Lower Bound (CRLB). The CRLB is seen to be a function of the analog combiner, the digital combiner, and the bit allocation matrix. We attempt to minimize the CRLB with respect to the bit allocation matrix by making suitable assumptions regarding the structure of the combiners. In doing so, the bit allocation design reduces to a set of simple inequalities consisting of ADC bits, channel singular values and covariance of the quantization noise along each RF path. This results in a simple and computationally efficient bit allocation algorithm. Using simulations, we show that the MSE performance of our proposed bit allocation is very close to that of the Full Search (FS) bit allocation. We also show that the computational complexity of our proposed method has an order of magnitude improvement compared to FS and Genetic Algorithm based bit allocation of [1] .
I. INTRODUCTION
Hybrid precoding and combining is a common architecture used with Millimeter wave (mmWave) Massive Multiple-Input Multiple-Output (MIMO) transceivers [2] , [3] , [4] . Also, in mmWave massive MIMO receivers, low-resolution combining is a popular technique to deal with large power demands by the Analog to Digital Converters (ADC) [3] , [4] , [5] . In this paper, we propose to combine the SVD-based combining with low-resolution ADCs at the receiver.
In an earlier work, it was shown that for certain channel conditions, the optimal bit allocation across the RF paths is nonuniform and channel-dependent [1] . Hence, we use a generic structure to allow non-uniform bit allocation. Our focus in this work is primarily on the design of ADC bit allocation at the receiver and hybrid combiners via channel SVD. We assume that the hybrid precoder design is independent of combiners and ensure that the optimal hybrid precoders match the right singular matrix of the MIMO channel [4] , [6] .
We derive the expression for the MSE of the received, quantized, and combined vector. Our contributions in this paper are: (1) we derive the expression for CRLB and show that the MSE achieves CRLB, and (2) we attempt to minimize the CRLB with respect to the bit allocation matrix. The bitallocation matrix enable variable bit-allocation on the receivers RF-paths. In doing so, we arrive at the conditions for hybrid combiners and a simple algorithm for bit allocation with order of magnitude reduction in computational complexity. We present the simulation results by computing MSE at various SNRs using the proposed bit allocation and Full Search (FS) technique. We simulate the mmWave channel using the simulator of Shu Sun et. al [7] with 8 and 12 RF Paths. We use 64 Rx and 32 Tx antenna elements arranged in a Uniform Linear Array (ULA).
II. SIGNAL MODEL
The signal model for a typical single-user mmWave Massive MIMO transceiver encompassing a hybrid precoding and combining is shown in Figure 1 . Here, we denote F D and F A to be the digital and analog precoders, respectively. Similarly, we represent W H D and W H A to be the digital and analog combiners, respectively. The vector x is an N s×1 transmitted signal vector whose average power is unity. Let N rt and N rs denote the number of RF Chains at the transmitter and receiver, respectively. Also, N t and N r represent the number of transmit and receive antennas, respectively. The channel matrix H = [h ij ] is an N r × N t matrix representing the line of sight mmWave MIMO channel with properties defined in [8] .
The transmitted signalx and the received signal r are represented asx
Here, n is an N r × 1 noise vector of independent and identically distributed (i.i.d) complex Gaussian random variables such that n ∼ CN (0, σ 2 n I Nr ). The received symbol vector r is analog-combined with W H A to get z = W H A r and later digitized using a variable-bit quantizer to producẽ y = Q b (z) = W α (b)z + n q . This signal is later combined using the digital combiner W H D to produce the output signal y = W H Dỹ . The quantizer is modeled as an Additive Quantization Noise Model (AQNM) [9] , [10] . However, when we extend this model to allocate unequal ADC bits (1) (2) (3) (4) across N s RF paths, the AQNM model Q b (z) can be written as [11] . Vector n q is the additive quantization noise which is uncorrelated with z and has a Gaussian distribution: n q ∼ CN (0, D 2 q ) [9] , [10] , [11] . Hence, the relationship between the transmitted signal vector x and the received symbol vector y at the receiver is given by
The dimensions of matrices indicated in Figure 1 are as follows:
We have W α (b) as the diagonal bit allocation matrix. We intend to design the precoders F D and F A , and Combiners W H D and W H A , along with the ADC bit allocation W α (b) for a given channel realization H. We assume that we have perfect CSI at the transmitter. We further assume that the number of RF paths N rs on the receiver is the same as the number of parallel data streams N s , i.e., N rs = N s . The analysis is easy to extend and similar for the case N rs = N s .
A. Precoder Design
The hybrid precoding and combing techniques for systems employing phase shifters in mmWave transceiver architectures impose some constraints on them. The constraint is to have unit norm entries in the analog precoders and combiners, that is F A and W H A , respectively. Given the number of constraints we have on the designing these matrices; solving them is quite complicated. Hence, we propose to design the precoder and combiner separately. For the precoder design, we employ the technique used in [4] , [6] . Let the SVD of the channel matrix H be
The hybrid precoders are derived upon solving the optimization problem [6] stated below.
The set F RF is the set of all possible analog precoders that correspond to hybrid precoder architecture based on phase shifters. This includes all possible N t × N rt matrices with constant magnitude entries.
B. Combiner and Bit-allocation Design
We now design the combiners such that the MSE of the received, quantized and combined vector is minimized. Having designed the precoders in the previous section such that F opt ≈ F A F D with the constraints in (4), we can rewrite (2) as
Using (5) we derive the expression for MSE δ as
where
We intend to design the combiners W (6) is minimized. Thus we set K = I Ns , which gives GG H = Σ −2 . Hence, the MSE(x) in (6) is reduced to:
The first term of MSE(x) in (7) is channel-dependent, and the only design parameter we have in our control to minimize MSE(x) is to ensure that the second term W
Thus, the combiners and bit allocation matrix needs to be designed with the condition given as:
This is a hard problem to solve for W Thus, we take a slightly different approach. We will prove (theorem 1) that (7) (7), and ifx is the estimate of x given the observation y in (5) for a given fixed H, W
then there exists an estimator that is efficient. That is, MSE(x) achieves the CRLB I −1 (x) under similar conditions, in other words MSE(x) is indeed MMSE.
Proof. We look at the problem in (5) as an Estimation problem, such that we need to estimate x given y is observed; given that W 
The statistical distribution of n 1 is given by:
Thus, the statistics of n 1 follows:
It is noted that G is an N s × N r matrix with N r N s . It is safe to assume that G has a full row Rank and its pseudo inverse exists [13] .
Equation (9) can be seen as a linear model, in which we intend to estimate x, given the observation y. We can express the conditional probability distribution of y given x as [14] p(y|x) ∼ 1
From (9) and (14), it is straightforward to see that the "regularity conditions" are satisfied, and hence for such a linear estimator, we can write [14] the expression for the CRLB as
where C is the noise covariance matrix of n 1 as given in (13) . Substituting K and C in (15), we arrive at
Now, on setting K = I Ns , the expression for the CRLB is simplified to
Thus, for a given W H A , W H D and W α , we see that the expression for CRLB in (17) is the same as the MSE(x) in (7). Hence, MSE(x) in (7) is indeed MMSE.
1) Minimizing the CRLB:
Given the fact that the MMSE derived using (7) achieves CRLB for fixed design parameters, we now intend to design the combiners W A , W D and bit allocation W α by minimizing the CRLB [12] . Referring to (16), we wish to have I −1 (x) vanish or gets close to zero:
Substituting K into (18) and simplifying the equation, we arrive at To design the bit allocation, we substitute (21) in (19) to arrive at
In order to satisfy (22), the condition for the bit allocation becomes:
Since
q are diagonal matrices, we can rewrite (23) as a set of N s inequalities:
where σ i is the diagonal element of Σ, σ 2 n is the noise power, f (b i ) is the ratio of the Mean Square Quantization Error (MQSE) and the power of the symbol for a nonuniform MMSE quantizer with b i bits along the RF path i, i = 1, 2, ..N s [11] . The values for f (b i ) are indicated in the 
C. Algorithm Description for bit allocation
We need to satisfy all the N s inequalities in (24) to attain the optimal bit allocation. However, it would not be possible to attain optimal bit allocation, given the number of bits and the power budget. In such scenarios, we would make a best effort approach to satisfy the set of equations in (24) and the solution would be the best solution given the bits and power constraints.
For a given N s , we first form a super set B set of all possible bit allocations [1] that satisfy the given ADC power budget P ADC as
We incorporate a gain term K f (b i ) for a given bit b i on RF path i into the set of equations in (24) such that
For a given bit allocation b j in B set , we denote
We select b ∈ B set to maximize K f (b j ) and declare that as the desirable bit allocation solution. The Algorithm is described in Algorthm 1. 
Optimal Bit Allocation Vector end procedure
III. TEST SETUP AND SIMULATION RESULTS
We simulate the mmWave channel using the NYUSIM channel simulator with the configurations specified in Table II [7] . We strengthen the singular value on the dominant channel to simulate a strong scatterer [15] . With this simulated channel, we use N s = 8 or N s = 12 strong channels (RF paths) to spatially multiplex 64 QAM data symbols.
With the above channel, we run the FS technique to arrive at the optimal bit allocation and compute the MSE δ. We do this at various SNRs. This simulation is shown in pink for N s = 8 and N s = 12 in Figure 2 and Figure 3 , respectively. Similarly, we run the simulation to arrive at the bit allocations using our proposed approach. The simulation of MSE δ at various SNRs are plotted in black. In both situations, we set the ADC power budget to be the power consumed on having 2-bit ADCs on all RF paths. We constraint the ADC bit resolution between 1 and 4 bits. Figures 2 and 3 also has simulations of MSE performance at various SNRs on having all 2-bit ADCs (red plots), all 1-bit ADCs (blue plots), and no quantization (green plots). Table III and Table IV summarizes the computational complexities of FS, GA and our proposed algorithm. ) . However, the computation of K f (b j ) in (27) requires 2 dot product evaluations of size N t and N r , N s times. Hence its computational complexity is O(N s ). Thus, the CRLB-based bit allocation brings down the computational complexity compared to the FS algorithm and GA by an order of magnitude.
IV. CONCLUSION
In this paper, we derive an ADC bit allocation algorithm based on channel SVD computation. This is derived based on the minimization of the CRLB expression seen to be a function of the hybrid combiners and bit allocation matrices. By simulation of the mmWave channel based on [7] , we observe that the MSE performance of the receiver based on the proposed bit allocation algorithm matches very closely with that of the FS method. Comparing the computational complexity of the proposed bit allocation method with FS and GA methods, it is observed that the proposed CRLBbased technique has significant computational advantage with an MSE performance matching the FS technique. N r ) ) respectively. Also, γ is the number of MSE δ evaluations.
Similarly, it can be shown that the total number of complex multiplications and additions required by our proposed approach are N s (3N b +N t +N r ) and N s (N t +N r −1)+µ(N s −1) respectively. Here, N b is the number of ADC bits resolution range and µ is the number of evaluations of K f (b j ).
